
EXHIBIT 015

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
6. Method of communication service mapping in an integrated circuit, having a	Without conceding that the preamble of claim 6 of the '052 Patent is limiting, the Samsung Galaxy A53 (hereinafter, the "Samsung product") performs a method of communication service mapping in an integrated circuit, having a plurality of processing modules (M, S), either literally or under the doctrine of equivalents.
plurality of processing modules (M, S),	The Samsung product includes an integrated circuit. For example, the Samsung product includes the Exynos 1280 system on chip (hereinafter, the "Exynos SoC").
	Samsung Galaxy A53 Exyros 1280
	https://semiconductor.samsung.com/processor/showcase/smartphone/

¹ The Samsung product is charted as a representative product made used, sold, offered for sale, and/or imported by Samsung. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

The Exynos SoC comprises	ag Exynos System on Chip ¹ a plurality of processing modules (M, S), for example Arm Cortex-A78 [ali-G68 GPU, and AI Engine with NPU:
Specifications	
	Exynos 1280
CPU	Cortex [®] -A78 x 2 + Cortex [®] -A55 x 6
GPU	Mali™-G68
Al	AI Engine with NPU
Modem	5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)
Connectivity	WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth® 5.2, FM Radio Rx
GNSS	Quad-constellation multi-signal for L1 and L5 GNSS
Camera	Up to 108MP in single camera mode, Single-camera 32MP @30fps
Video	4K 30fps encoding and decoding
Display	Full HD+@120Hz
Memory	LPDDR4x
Storage	UFS v2.2
Process	5nm
The Exynos SoC included in	n the Samsung product utilizes Arteris network on chip interconnectative thereof, (collectively, the "Arteris NoC") for communication

U.S. Patent No. 7,594,052 (Radulescu & Goossens)



'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	Arteris IP FlexNoC® Interconnect Licensed by
	Samsung's System LSI Business for Digital TV
	Chips
	by Kurt Shuler , on April 23, 2019
	CAMPBELL, Calif. –April 23, 2019– Arteris IP, the world's leading supplier of innovative, silicon-proven network-
	on-chip (NoC) interconnect semiconductor intellectual property, today announced that Samsung's System LSI Business has renewed multiple Arteris IP FlexNoC Interconnect licenses for use in multiple high-performance
	digital TV (DTV) processing chips utilizing Samsung's latest semiconductor technology process nodes.
	66 Over many years, FlexNoC interconnect IP has helped us accelerate
	implementation of our digital TV chip designs on our latest semiconductor
	process nodes. This core interconnect technology is required to develop
	complex and highly optimized chips in a predictable, low-risk fashion."
	SAMSUNG
	Jaeyoul Lee, Vice President, Samsung Electronics
	Samsung first licensed FlexNoC interconnect IP in 2010. Since then, Samsung has used Arteris interconnect IP to
	enable complex SoC architectures in chips like the Exynos mobile processors and other electronic systems.
	https://www.arteris.com/press-releases/samsung-lsi-dtv-arteris-ip-flexnoc


'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	Arteris Interconnect IP Solution Selected by Samsung for Mobile SoC Deployment
	by Kurt Shuler , on November 02, 2010
	Network-on-Chip (NoC) interconnect technology leader enables higher performance and more cost effective designs for mobile phone systems-on-chip (SoCs)
	SUNNYVALE, California — November 2, 2010 — Arteris, Inc., a leading supplier of on-chip interconnect IP solutions, today announced that Samsung Electronics Co., Ltd., has selected Arteris' interconnect solutions for multiple chips within Samsung's mobile SOC products. Samsung chose Arteris interconnect IP to support the high speed inter-chip communication requirements in next generation mobile SOC products.
	The Arteris interconnect IP offers us a convenient solution to handle the high speed communication needed between our SoC and external modem IC. Our customers will benefit from the lower BOM cost and power consumption as a result of this IP. We look forward to Arteris' interconnect IP helping us shorten development schedules and lower risks associated with
	Thomas Kim, Vice President, SoC Platform Development, System LSI, Samsung Electronics
	https://www.arteris.com/press-releases/pr_2010_nov_02?hsLang=en-us

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	The Arteris NoC performs communication service mapping in the Exynos SoC included in the Samsung product.
	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-15 Filed 12/19/22 Page 8 of 44 PageID #: 598

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
one	one communication thread or at least one address range, said address range for identifying one or
communication	more second processing modules (S) or a memory region within said one or more second
service to at least	processing modules (S), either literally or under the doctrine of equivalents.
one second	
processing module	For example, the Arteris NoC utilized by the Exynos SoC included in the Samsung product uses
(S) based on	Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB,
specific	and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the
communication	following two-step transfers," including "[a] master send[ing] request packets" and "the slave
properties and at	return[ing] response packets":
least one	
communication	11.3.1.1 Transaction Layer
service	
identification,	The transaction layer is compatible with bus-based transaction protocols used
wherein said at	for on-chip communications. It is implemented in NIUs, which are at the
least one	boundary of the NoC, and translates between third-party and NTTP proto-
communication	cols. Most transactions require the following two-step transfers:
service	
identification	 A master sends request packets.
comprises at least	* *
one	 Then, the slave returns response packets.
communication	
thread or at least	As shown in Figure 11.1, requests from an initiator are sent through the master
one address range,	NIU's transmit port, Tx, to the NoC request network, where they are routed to
said address range	the corresponding slave NIU. Slave NIUs, upon reception of request packets
for identifying one	
or more second	
processing	
modules (S) or a	
memory region	

Case 2:22-cv-00481-JRG Document 1-15 Filed 12/19/22 Page 11 of 44 PageID #: 601

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
within said one or more second processing modules (S),	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.



'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

052 Patent Claim	Samsung Pro	duct Including Exynos	System on Chip ¹
	organized into	o fields, with each field	nt in the Arteris NoC are "composed of cells that are carrying specific information," including "Pres," "Slave
	address" and	"Slave offset":	
	T:-11	6 !	Even at the co
	Field	Size	Function
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
	MstAddr	User Defined	Master address
	SlvAddr	User Defined	Slave address
	SlvOfs	User Defined	Slave offset
	Len	User Defined	Payload length
	Tag	User Defined	Tag
	Prs	User defined (0 to 2)	Pressure
	BE	0 or 4 bits	Byte enables
	CE	1 bit	Cell error
	Data	32 bits	Packet payload
	Info	User Defined	Information about services supported by the NoC
	Err	1 bit	Error bit


U.S. Patent No. 7,594,052 (Radulescu & Goossens)


'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	StartOfs 2 bits Stop offset StopOfs 2 bits Stop offset WrpSize 4 bits Wrap size Rsv Variable Reserved CtlId 4 bits/3 bits Control identifier, for control packets only CtlInfo Variable Control information, for control packets only EvtId User defined Event identifier, for event packets only
	35 29 28 25 24 15 14 5 4 3 0 Header Info Len Master Address Slave Address Prs Opcode Necker Tag Err Slave offset StartOfs StopOfs Data BE Data Byte BE Data Byte BE Data Byte BE Data Byte Data BE Data Byte BE Data Byte BE Data Byte BE Data Byte
	32 31 30 27 26 20 19 14 13 5 4 3 0 Header
	FIGURE 11.2 NTTP packet structure. Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-
	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 314-315.

Case 2:22-cv-00481-JRG Document 1-15 Filed 12/19/22 Page 17 of 44 PageID #: 607

U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	As further illustration, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)." <i>Id.</i> at 318.
comprising the	The Arteris NoC utilized by the Exynos SoC included in the Samsung product couples the
steps of:	plurality of processing modules (M, S) by an interconnect means (N) and enables a connection based communication having a set of connection properties, either literally or under the doctrine
coupling said plurality of	of equivalents.
processing modules (M, S) by an interconnect means (N) and enabling a connection based communication having a set of connection properties,	The Arteris NoC couples the plurality of processing modules in the Exynos SoC included in the Samsung product by an interconnect means. A large SoC, such as the Exynos SoC included in the Samsung product may include multiple classes of Arteris NoC interconnect:





'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	The "Arteris NTTP protocol is packet-based" and the packets, which have "header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address," are "transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes":
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:


- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.


'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	<i>Id.</i> at 313-314.
	As yet a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; QoS, which includes guarantees of, for example, throughput and/or latency, "is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT. In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure


'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	 Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.



'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹			
	<i>See</i> Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf , at slide 12.			
	As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:			
	Memory NoC: Interconnect Topology – Traffic Classes			
	Classify your IP connections per class of traffic:			
	Best Effort (BE) Image system			
	Low Latency (LL) SRAM			
	High Bandwidth (HB) Main/Coherency Defer Clr Land Line Land			
	High Bandwidth (HB) Main/Coherency Defer Clr Sath Schell			
	CSI/I/O BE BE BE BE			
	DSI/I/O BE BE BE BE			
	FromCohNoCMem/I/0 LL HB HB HB HB V			
	FromMainNoC/I/0 LL HB HB HB W			
	ISP/I/0 BE BE BE			
	ARTER SPD 2018, 28 March 2018			






Case 2:22-cv-00481-JRG Document 1-15 Filed 12/19/22 Page 29 of 44 PageID #: 619


U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
processing	For example, the Arteris NoC used by the Exynos SoC included in the Samsung product has
modules (M) and	"Network Interface Units (NIU) connecting IP blocks to the network" with "[i]nterface units for
said interconnect	OCP, AMBA AHB, APB, and AXI protocols [] provided."
means (N) by at	
least one network	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-
interface (NI)	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311.
associated to said	
at least one first of	In the Arteris NoC, "[t]ransaction layer services are provided to the nodes at the periphery of the
said processing	NoC by special units called Network Interface Units (NIUs)."
modules,	
	Id.
	In the Arteris NoC, "[a]n NTTP transaction is typically made of request packets, traveling through
	the request network between the master and the slave NIUs, and response packets that are
	exchanged between a slave NIU and a master NIU through the response network Transactions are handed off to the transport layer, which is responsible for delivering packets between
	endpoints of the NoC (using links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC
	components, packets are physically transported as cells across various interfaces, a cell being a
	basic data unit being transported. This is illustrated in Figure 11.1, with one master and one slave
	node, and one router in the request and response path."
	node, and one router in the request and response path.



'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.
	<i>Id.</i> at 312-313.

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
mapping the	The Arteris NoC utilized by the Exynos SoC included in the Samsung product maps the requested
requested at least	at least one communication service based on said specific communication properties to a
one	connection based on a set of connection properties according to said at least one communication
communication	service identification, either literally or under the doctrine of equivalents.
service based on	
said specific	For example, in the Arteris NoC used by the Exynos SoC included in the Samsung product, "[a]n
communication	NTTP transaction is typically made of request packets, traveling through the request network
properties to a	between the master and the slave NIUs, and response packets that are exchanged between a slave
connection based	NIU and a master NIU through the response network Transactions are handed off to the
on a set of	transport layer, which is responsible for delivering packets between endpoints of the NoC (using
connection	links, routers, muxes, rated adapters, FIFOs, etc.). Between NoC components, packets are
properties	physically transported as cells across various interfaces, a cell being a basic data unit being
according to said	transported. This is illustrated in Figure 11.1, with one master and one slave node, and one router
at least one	in the request and response path."
communication	
service	
identification.	



'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method of communication service mapping"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

052 Patent Claim	Samsung Pro	duct Including Exynos	System on Chip ¹
	<i>Id.</i> at 313-314.		
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Pres," "Slave address" and "Slave offset":		
	Field	Size	Function
	Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
	MstAddr	User Defined	Master address
	SlvAddr	User Defined	Slave address
	SlvOfs	User Defined	Slave offset
	Len	User Defined	Payload length
	Tag	User Defined	Tag
	Prs	User defined (0 to 2)	Pressure
	BE	0 or 4 bits	Byte enables
	CE	1 bit	Cell error
	Data	32 bits	Packet payload
	Info	User Defined	Information about services supported by the NoC
	Err	1 bit	Error bit


U.S. Patent No. 7,594,052 (Radulescu & Goossens)

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	StartOfs 2 bits Stop offset StopOfs 2 bits Stop offset WrpSize 4 bits Wrap size Rsv Variable Reserved CtlId 4 bits/3 bits Control identifier, for control packets only CtlInfo Variable Control information, for control packets only EvtId User defined Event identifier, for event packets only
	35 29 28 25 24 15 14 5 4 3 0 Header Info Len Master Address Slave Address Prs Opcode Necker Tag Err Slave offset StartOfs StopOfs Data BE Data Byte BE Data Byte BE Data Byte BE Data Byte Data BE Data Byte BE Data Byte BE Data Byte BE Data Byte
	32 31 30 27 26 20 19 14 13 5 4 3 0 Header
	FIGURE 11.2 NTTP packet structure. Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-
	theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 313, 314-315.

1	
'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	As further illustration, "[f]or the AHB target NIU, the AHB address space is mapped from the
	NTTP address space using the slave offset, the start/stop offset, and the slave address fields,
	when applicable (from the header of the request packet, Figure 11.2)." <i>Id.</i> at 318.
	As a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; QoS, which includes guarantees of, for example, throughput and/or latency, "is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.
	In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.



'052 Patent Claim	Samsung Product Including Exynos System on Chip ¹
	<i>See</i> Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf , at slide 12.
	As a further illustration, connections within the Arteris NoC may be classified by traffic class and traffic classes, including related to, for example, latency, may be mapped onto the Arteris interconnect topology:
	Memory NoC: Interconnect Topology – Traffic Classes
	Classify your IP connections per class of traffic:
	Best Effort (BE) Image system
	Low Latency (LL) SRAM
	High Bandwidth (HB) Main/Coherency Defer Clr Sethir chert
	CSI/I/O BE BE BE BE
	DSI/I/O BE BE BE
	FromCohNoCMem/I/0 LL HB HB HB HB V
	FromMainNoC/I/0 LL HB HB HB HB V
	ISP/I/0 BE BE BE
	ARTER SPD 2018, 28 March 2018

